Subject-wise GATE questions

Computer Organization and Architecture

12 questions and papers

GATE CS 2020 — Question 38

Numerical answer 2 marks GATE CS — Computer Science & IT 2020

A processor has 64 registers and uses 16-bit instruction format. It has two types of instructions: I-type and R-type. Each I-type instruction contains an opcode, a register name,…

GATE CS 2019 — Question 11

Multiple choice 1 mark GATE CS — Computer Science & IT 2019

A certain processor uses a fully associative cache of size 16 kB. The cache block size is 16 bytes. Assume that the main memory is byte addressable and…

GATE CS 2018 — Question 33

Multiple choice 2 marks GATE CS — Computer Science & IT 2018

The size of the physical address space of a processor is \(2^{P}\) bytes. The word length is \(2^{W}\) bytes. The capacity of cache memory is \(2^{N}\) bytes. The…

GATE CS 2016 Set 1 — Question 22

Numerical answer 1 mark GATE CS — Computer Science & IT 2016

A processor can support a maximum memory of 4 GB, where the memory is word-addressable (a word consists of two bytes). The size of the address bus of…

GATE CS 2017 Set 1 — Question 45

Numerical answer 2 marks GATE CS — Computer Science & IT 2017

Consider a two-level cache hierarchy with L1 and L2 caches. An application incurs 1.4 memory accesses per instruction on average. For this application, the miss rate of L1…

GATE CS 2015 Set 3 — Question 40

Multiple choice 2 marks GATE CS — Computer Science & IT 2015

Consider a processor with byte-addressable memory. Assume that all registers, including Program Counter (PC) and Program Status Word (PSW), are of size 2 bytes. A stack in the…

GATE CS 2015 Set 1 — Question 34

Multiple choice 2 marks GATE CS — Computer Science & IT 2015

Consider a machine with a byte addressable main memory of \(2^{20}\) bytes, block size of 16 bytes and a direct mapped cache having \(2^{12}\) cache lines. Let the…

GATE CS 2014 Set 2 — Question 43

Numerical answer 2 marks GATE CS — Computer Science & IT 2014

Consider a 6-stage instruction pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of pipelining. When an application is executing on this 6-stage…

GATE CS 2008 — Question 33

Multiple choice 2 marks GATE CS — Computer Science & IT 2008

Which of the following are true of the auto-increment addressing mode?I. It is useful in creating self-relocating code.II. If it is included in an Instruction Set Architecture, then…

GATE CS 2012 — Question 10

Multiple choice 1 mark GATE CS — Computer Science & IT 2012

The decimal value 0.5 in IEEE single precision floating point representation has